

FIG. 1




FIG.2(A)




FIG. 3A-1




FIG. 3A-2




FIG. 3B-1




FIG. 3B-2




FIG. 4




FIG. 5(A)




FIG. 5(B)




FIG. 6




FIG. 7




FIG. 8(A)




FIG. 8(B)




FIG. 9(A)




FIG. 9(B)




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14a




FIG. 14b




FIG. 14c




FIG. 15





FIG. 16






FIG. 18




FIG. 19




FIG.20

2025年12月




FIG. 21




FIG. 22




FIG.23




FIG. 24

097641 020301
10520 1499/50




FIG. 25




FIG. 26




FIG.27




FIG.28




FIG.29




FIG.30




FIG.31




FIG.32




FIG.33




FIG.34





FIG.35



MPEG 4:2:0
macroblock

FIG.36A



JPEG 2:1:1
macroblock

FIG.36B




FIG.37




FIG.38




FIG.39




FIG.40



FIG.41





FIG.42






FIG.44




FIG.45




FIG.46




FIG.47




FIG.48




FIG. 49





FIG. 50

TIME

The diagram shows two signals over time: 'Any bus' and 'Any strobe'. The 'Any bus' signal is a high-level signal that is active (high) during three periods. The 'Any strobe' signal is a periodic pulse. Four time intervals are marked with double-headed arrows: 19 (from the start of the first bus pulse to the start of the first strobe pulse), 20 (from the end of the first bus pulse to the end of the first strobe pulse), 21 (from the start of the second bus pulse to the start of the second strobe pulse), and 22 (from the end of the second bus pulse to the end of the second strobe pulse). The horizontal axis is labeled 'TIME' with an arrow pointing right.






FIG.53






FIG.54


8 bit value



16 bit value



32 bit value



base + 3

base + 2

base + 1

base + 0

FIG.55




FIG.56




FIG.57




FIG.58




FIG.59




FIG.60

097644.020501




FIG.61




FIG.62

FIG. 63




FIG.63

This looks like an MPEG picture start




FIG.64

This looks like an MPEG slice start (0x28)




FIG.65




FIG.66




FIG.67




FIG.68




FIG.69




FIG.70




FIG.71




FIG. 72




FIG. 73




FIG.74A




FIG.74B




FIG.74C




FIG.74D

$$\left\{ \begin{array}{l} \text{horiz_macroblocks} = \frac{\text{horiz_pels} + 15}{16} \\ \text{vert_macroblocks} = \frac{\text{vert_pels} + 15}{16} \end{array} \right.$$

FIG.75

From Token buffer




FIG.76




FIG.77




FIG.78




FIG.79




FIG.80




FIG.8 1




FIG.82




FIG.83




FIG.84




FIG.85




FIG.86




FIG.87




FIG.88

09776641 020504
F06020 4402/60




FIG.89




FIG.90




FIG.91




FIG.92




FIG.93

CIF		QCIF	
0	1	0	
2	3	2	
4	5	4	
6	7		
8	9		
10	11		

FIG.94




FIG.95

1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96




FIG.97




FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16

⋮

59	58	59	60	61	62	63	64
----	----	----	----	----	----	----	----

FIG.99




FIG. 100




FIG. 101




FIG. 102




FIG. 103




FIG. 104




FIG. I 05




FIG. I 06

FIG. 107




FIG. 107




FIG. 1 08






FIG. 1 09

0976641 000001






FIG. 112




FIG. 113

Any signal




FIG. 114

Any signal

Any other
signal






FIG. 115

097664-0000






FIG. 118




FIG. 119




FIG. 120




FIG. 12A




FIG. 12B




FIG. 122




FIG. 123

TOP SECRET




FIG. 124




FIG. 125




FIG. 126




FIG. 127




FIG. 128




FIG. 129




FIG. 130

Address Generator
420




FIG. 131




FIG. 132

FIG. 132




FIG. 133




FIG. 134




FIG. 135






FIG. I 36






FIG. 139





FIG. I 40



NOTE: "COMMON BLOCK" IS ENTIRELY
COMBINATIONAL (NO LATCHING)




FIG. 14I




FIG. 142

097644-02004
F05020-T499Z60




FIG. 143

09776644-020504
T06020" T4907650




FIG. 144

A diagram on a 5x5 grid. A solid vector starts at the intersection of the first vertical and first horizontal lines from the bottom-left and ends at the intersection of the second vertical and fourth horizontal lines. A dashed square is located in the upper right, with its bottom-left corner at the intersection of the second vertical and third horizontal lines, and its top-right corner at the intersection of the third vertical and fourth horizontal lines.

The diagram illustrates the architecture of the Prediction Filters Adder (PFA). It consists of three main components: a Forward Prediction Filter, a Backward Prediction Filter, and a Prediction Filters Adder. Forward Data enters the Forward Prediction Filter, and Backward Data enters the Backward Prediction Filter. The outputs of both filters are fed into the Prediction Filters Adder. Additionally, the original Forward Data and Backward Data are also fed directly into the Prediction Filters Adder. The output of the adder is labeled 'To Prediction Adder'.

```
graph TD; FD[Forward Data] --> FPF[Forward Prediction Filter]; BD[Backward Data] --> BPF[Backward Prediction Filter]; FPF --> PFA[Prediction Filters Adder]; BPF --> PFA; FD --> PFA; BD --> PFA; PFA --> TO[To Prediction Adder];
```

FIG. 146




FIG. 147




FIG. 148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. 150

097764-00001
10620-1499760




FIG. 151




FIG. 152

Read Cycle




FIG. 153

Write Cycle





FIG. 154






FIG. 156




FIG. 157

097644-02004
06020409460







FIG. 158

[illegible]

THE UNIVERSITY OF CHICAGO




FIG. 160

BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 +

00	01	02	03	04	05	06	07	08	09	0A	0B
0C	0D	0E	0F	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61	62	63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	8A	8B	8C	8D	8E	8F

FIG. 161A

COMPONENT1 OFFSET 0x100 +

00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23

FIG. 161B

COMPONENT1 OFFSET 0x200 +

00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23

FIG. 161C




FIG. 162

097664-02001
1060749460





FIG. 1 63A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A

FIG. 1 63B




FIG. 164





FIG. 165

09776641 020504






FIG. 167




FIG. 168

09754-0004
FIG. 169




FIG. 169